

## Four-Channel LED Driver With Programmable Lighting Sequences

Check for Samples: [LP5562](#)

### FEATURES

- 4 Independently Programmable LED Outputs With 8-bit Current Setting (From 0 mA to 25.5 mA with 100  $\mu$ A Steps) and 8-bit PWM Control
- Typical LED Output Saturation Voltage 60 mV and Current Matching 1%
- Flexible PWM Control for LED Outputs
- Automatic Power Save Mode With External Clock
- Three Program Execution Engines With Flexible Instruction Set
- Autonomous Operation With Program Execution Engines
- SRAM Program Memory for Lighting Pattern Programs
- DSBGA 12-bump Package, 0.4 mm Pitch

### APPLICATIONS

- Fun Lights
- Indicator Lights
- Keypad RGB Backlighting and Phone Cosmetics

### DESCRIPTION

The LP5562 is a four-channel LED driver designed to produce variety of lighting effects. The device has a program memory for creating variety of lighting sequences. When the program memory has been loaded, the LP5562 can operate independently without processor control.


The LP5562 is able to automatically enter power save mode, when LED outputs are not active and thus lowering current consumption.

Four independent LED channels have accurate programmable current sinks, from 0 mA to 25.5 mA with 100  $\mu$ A steps and flexible PWM control. Each channel can be configured into each of the three program execution engines. Program execution engines have program memory for creating desired lighting sequences with PWM control.

The LP5562 has four pin-selectable I<sup>2</sup>C™ addresses. This allows connecting up to four parallel devices in one I<sup>2</sup>C bus. The device requires only one small, low-cost ceramic capacitor.

The LP5562 is available in a DSBGA package.

### TYPICAL APPLICATION



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

I<sup>2</sup>C is a trademark of Philips Semiconductor Corp..

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of the Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.


Copyright © 2013, Texas Instruments Incorporated



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

### Connection Diagrams



SVA-30197401

Figure 1. Top and Bottom View

### PIN DESCRIPTIONS

Pin #	Name	Type	Description
A1	W	A	LED driver current sink terminal
B1	ADDR_SEL1	I	I <sup>2</sup> C address selection pin
C1	SDA	I/O	I <sup>2</sup> C serial interface data input/output
A2	VDD		Power Supply
B2	ADDR_SELO	I	I <sup>2</sup> C address selection pin
C2	SCL	I	I <sup>2</sup> C serial interface clock
A3	CLK_32K	I	External 32 kHz clock input
B3	GND		Ground
C3	EN/VCC		Enable/Logic power supply
A4	B	A	LED driver current sink terminal
B4	G	A	LED driver current sink terminal
C4	R	A	LED driver current sink terminal

A: Analog Pin, I/O: Digital Bidirectional Pin, I: Digital Input Pin

**ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

$V(V_{DD}, V_{EN/VCC}, R, G, B, W)$	-0.3V to +6.0V
Voltage on Logic Pins	-0.3V to $V_{DD} + 0.3V$ with 6.0V max
Continuous Power Dissipation <sup>(2)</sup>	Internally Limited
Junction Temperature ( $T_{J-MAX}$ )	125°C
Storage Temperature Range	-65°C to +150°C
Maximum Lead Temperature (Soldering)	see <sup>(3)</sup>

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at  $T_J = 150^\circ\text{C}$  (typ.) and disengages at  $T_J = 130^\circ\text{C}$  (typ.).
- (3) For detailed soldering specifications and information, please refer to Texas Instruments Application Note AN1112 : DSBGA Wafer Level Chip Scale Package.

**RECOMMENDED OPERATING CONDITIONS<sup>(1)(2)</sup>**

$V_{DD}$	2.7V to 5.5V
$V_{EN/VCC}$	1.65V to $V_{DD}$
Junction Temperature ( $T_J$ ) Range	-40°C to +125°C
Ambient Temperature ( $T_A$ ) Range <sup>(3)</sup>	-40°C to +85°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) All voltages are with respect to the potential at the GND pins.
- (3) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature ( $T_{A-MAX}$ ) is dependent on the maximum operating junction temperature ( $T_{J-MAX-OP} = 125^\circ\text{C}$ ), the maximum power dissipation of the device in the application ( $P_{D-MAX}$ ), and the junction-to ambient thermal resistance of the part/package in the application ( $\theta_{JA}$ ), as given by the following equation:  $T_{A-MAX} = T_{J-MAX-OP} - (\theta_{JA} \times P_{D-MAX})$ .

**THERMAL PROPERTIES<sup>(1)</sup>**

Junction-to-Ambient Thermal Resistance ( $\theta_{JA}$ ), YQE0012ABAB Package <sup>(2)</sup>	68°C/W
---	--------

- (1) Junction-to-ambient thermal resistance is highly application and board-layout dependent. Number given here is based on 4-layer standard JEDEC thermal test board or 4LJEDEC 4"x3" in size. The board has 2 embedded copper layers which cover roughly the same size as the board. The copper thickness for the four layers, starting from the top one, is 2 oz./1oz./1oz./2 oz. Detailed description of the board can be found in JESD 51-7. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues in board design.
- (2) In applications where high power dissipation and/or poor package thermal resistance is present, the maximum ambient temperature may have to be derated. Maximum ambient temperature ( $T_{A-MAX}$ ) is dependent on the maximum operating junction temperature ( $T_{J-MAX-OP} = 125^\circ\text{C}$ ), the maximum power dissipation of the device in the application ( $P_{D-MAX}$ ), and the junction-to ambient thermal resistance of the part/package in the application ( $\theta_{JA}$ ), as given by the following equation:  $T_{A-MAX} = T_{J-MAX-OP} - (\theta_{JA} \times P_{D-MAX})$ .

## ELECTRICAL CHARACTERISTICS<sup>(1)(2)(3)</sup>

Limits in standard typeface are for  $T_A = 25^\circ\text{C}$ . Limits in **boldface** type apply over the operating ambient temperature range ( $-40^\circ\text{C} < T_A < +85^\circ\text{C}$ ). Unless otherwise specified:  $V_{IN} = 3.6\text{V}$ ,  $V_{EN/VCC} = 1.8\text{V}$ .

Symbol	Parameter	Condition	Min	Typ	Max	Units	
<b>Current Consumption and Oscillator electrical Characteristics</b>							
$I_{VDD}$	Standby supply current	EN = 0 (pin), CHIP_EN = 0 (bit), external 32 kHz clock running or not running		0.2	2	$\mu\text{A}$	
		EN = 1 (pin), CHIP_EN = 0 (bit), external 32 kHz clock not running		2		$\mu\text{A}$	
		EN = 1 (pin), CHIP_EN = 0 (bit), external 32 kHz clock running		2.4		$\mu\text{A}$	
	Normal mode supply current	LED drivers disabled			0.25		mA
		LED drivers enabled			1		mA
	Powersave mode supply current	External 32 kHz clock running			10		$\mu\text{A}$
Internal oscillator running				0.25		mA	
$f_{OSC}$	Internal oscillator frequency accuracy		-4		4	%	
			<b>-7</b>		<b>7</b>		
<b>LED Driver Electrical Characteristics (R, G, B, W Outputs)</b>							
$I_{LEAKAGE}$	R, G, B, W pin leakage current			0.1	1	$\mu\text{A}$	
$I_{MAX}$	Maximum source current	Outputs R, G, B, W		25.5		mA	
$I_{OUT}$	Accuracy of output current <sup>(4)</sup>	Output current set to 17.5 mA, VDD = 3.6V	-4		4	%	
			<b>-5</b>		<b>5</b>		
$I_{MATCH}$	Matching <sup>(4)</sup>	Output current set to 17.5 mA, VDD = 3.6V		1	<b>2</b>	%	
$f_{LED}$	LED PWM switching frequency	PWM_HF = 1		558		Hz	
		PWM_HF = 0		256			
$V_{SAT}$	Saturation voltage <sup>(5)</sup>	Output current set to 17.5 mA		60	100	mV	

- (1) The Electrical characteristics tables list ensured specifications under the listed Recommended Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not verified by production testing.
- (2) All voltages are with respect to the potential at the GND pins.
- (3) Min and Max limits are ensured by design, test, or statistical analysis. Typical numbers are not verified by production, but do represent the most likely norm.
- (4) Output Current Accuracy is the difference between the actual value of the output current and programmed value of this current. Matching is the maximum difference from the average. For the constant current outputs on the part, the following are determined: the maximum output current (MAX), the minimum output current (MIN), and the average output current of all outputs (AVG). Two matching numbers are calculated:  $(MAX-AVG)/AVG$  and  $(AVG-MIN)/AVG$ . The largest number of the two (worst case) is considered the matching figure. Note that some manufacturers have different definitions in use.
- (5) Saturation voltage is defined as the voltage when the LED current has dropped 10% from the set value.

## Logic Interface Characteristics

V(EN) = 1.65V unless otherwise noted

Symbol	Parameter	Conditions	Min	Typ	Max	Units
<b>LOGIC INPUT EN</b>						
V <sub>IL</sub>	Input Low Level				0.5	V
V <sub>IH</sub>	Input High Level		1.2			V
I <sub>I</sub>	Logic Input Current		-1.0		1.0	μA
t <sub>DELAY</sub>	Input delay <sup>(1)</sup>			2		μs
<b>LOGIC INPUT SCL, SDA, CLK_32K, ADDR_SEL0, ADDR_SEL1, V<sub>EN</sub> = 1.8V</b>						
V <sub>IL</sub>	Input Low Level				0.2xV(EN)	V
V <sub>IH</sub>	Input High Level		0.8xV(EN)			
I <sub>I</sub>	Input Current		-1.0		1.0	μA
f <sub>CLK_32K</sub>	Clock frequency			32		kHz
f <sub>SCL</sub>	Clock frequency				400	kHz
<b>LOGIC OUTPUT SDA</b>						
V <sub>OL</sub>	Output Low Level	I <sub>OUT</sub> = 3 mA (pull-up current)		0.3	0.5	V
I <sub>L</sub>	Output Leakage Current				1.0	μA


(1) The I<sup>2</sup>C host should allow at least 1ms before sending data to the LP5562 after the rising edge of the enable line.

## Recommended External Clock Source Conditions<sup>(2)(3)</sup>

Symbol	Parameter	Condition	Min	Typ	Max	Units
<b>LOGIC INPUT CLK_32K</b>						
f <sub>CLK_32K</sub>	Clock Frequency			32.7		kHz
t <sub>CLKH</sub>	High Time		6			μs
t <sub>CLKL</sub>	Low Time		6			
t <sub>r</sub>	Clock Rise Time	10% to 90%			2	
t <sub>f</sub>	Clock Fall Time	90% to 10%			2	

(2) Specification is ensured by design and is not tested in production. V<sub>EN</sub> = 1.65V to V<sub>DD</sub>.

(3) The ideal external clock signal for the LP5562 is a 0V to V<sub>EN</sub> 25% to 75% duty-cycle square wave. At frequencies above 32.7kHz, program execution will be faster and at frequencies below 32.7 kHz program execution will be slower.




SVA-30197417

Figure 2. External Clock Timing

### I<sup>2</sup>C Timing Parameters (SDA, SCL)<sup>(1)</sup>

Symbol	Parameter	Limit		Units
		Min	Max	
$f_{SCL}$	Clock Frequency		400	kHz
1	Hold Time (repeated) START Condition	0.6		$\mu$ s
2	Clock Low Time	1.3		
3	Clock High Time	600		ns
4	Setup Time for a Repeated START Condition	600		
5	Data Hold Time	50		
6	Data Setup Time	100		
7	Rise Time of SDA and SCL	$20+0.1C_b$	300	
8	Fall Time of SDA and SCL	$15+0.1C_b$	300	
9	Set-up Time for STOP condition	600		
10	Bus Free Time between a STOP and a START Condition	1.3		$\mu$ s
$C_b$	Capacitive Load for Each Bus Line	10	200	pF

(1) Specification is ensured by design and is not tested in production.  $V_{EN} = 1.65V$  to  $V_{DD}$ .




SVA-30197402

Figure 3. I<sup>2</sup>C Timing Parameters


## TYPICAL CURRENT CONSUMPTION PERFORMANCE CHARACTERISTICS

Unless otherwise specified: VDD = 3.6V, VEN = 3.3V.


Here are presented input current consumption measurements. Current consumption is measured during a LED blink program execution. Program code sets every LED output to full PWM value for 2 seconds and then PWM is set to 0 for 2 seconds. This is looped endlessly. 750 measurements are taken during one measurement cycle.




**Figure 4. Input Current Consumption in Normal Mode With External Clock Running. 4 LEDs (RGBW) Set as Load. Every LED Driver Current Value Is Set to 10 mA.**



**Figure 5. Input Current Consumption in Normal Mode With Internal Clock Running. 4 LEDs (RGBW) Set as Load. Every LED Driver Current Value Is Set to 10 mA.**




**Figure 6. Input Current Consumption in Power Save Mode With External Clock Running. Here Is No LEDs as Load. All 4 LED Drivers Are Enabled During Program Execution.**




**Figure 7. Input Current Consumption in Power Save Mode With Internal Clock Running. Here Is No LEDs as Load. All 4 LED Drivers Are Enabled During Program Execution.**

**TYPICAL CURRENT CONSUMPTION PERFORMANCE CHARACTERISTICS (continued)**


Unless otherwise specified: VDD = 3.6V, VEN = 3.3V.



**Figure 8. Input Current Consumption in Power Save Mode With External Clock Running. Here Is No LEDs as Load. Only 1 LED Driver Is Enabled During Program Execution.**



**Figure 9. Input Current Consumption in Power Save Mode With Internal Clock Running. Here Is No LEDs as Load. Only 1 LED Driver Is Enabled During Program Execution.**



**Figure 10. Input Current Consumption in Power Save Mode With External Clock Running. Here Is No LEDs as Load. No LED Drivers Are Enabled During Program Execution.**

## TYPICAL LED OUTPUT PERFORMANCE CHARACTERISTICS

LED driver typical performance images.




Figure 11. Every LED Driver Saturation Voltage, When Current Setting Is 17.5 mA.




Figure 12. LED Driver Currents Compared to Current Setting Code.




Figure 13. LED Driver Current Accuracy With Different Current Setting.





Figure 14. LED Driver Current Matching Between All LED Drivers With Different Current Setting.





## FUNCTIONAL DESCRIPTION

### LED Drivers Operational Description

The LP5562 have 4 LED drivers that are constant current sinks with 8-bit current and 8-bit PWM control. Current is controlled from I<sup>2</sup>C registers. PWM can be controlled with program execution engines or direct I<sup>2</sup>C register writes.

### LED Driver Current Control

LED driver output current can be programmed with I<sup>2</sup>C register from 0 mA up to 25.5 mA. Current setting resolution is 100  $\mu$ A (8-bit control).


**Table 1. B\_CURRENT Register (05h), G\_CURRENT Register (06h), R\_CURRENT Register (07h), W\_CURRENT Register (0Fh):**

Name	Bit(s)	Description			
		Current setting			
		bin	hex	dec	mA
CURRENT	7:0	0000 0000	00	0	0.0
		0000 0001	01	1	0.1
		0000 0010	02	2	0.2
		0000 0011	03	3	0.3
		0000 0100	04	4	0.4
		0000 0101	05	5	0.5
		0000 0110	06	6	0.6
		...	...	...	...
		<b>1010 1111</b>	<b>AF</b>	<b>175</b>	<b>17.5 (def)</b>
		...	...	...	...
		1111 1011	FB	251	25.1
		1111 1100	FC	252	25.2
		1111 1101	FS	253	25.3
		1111 1110	FE	254	25.4
		1111 1111	FF	255	25.5

### Controlling LED Driver Output PWM

PWM can be controlled by either with program execution engines (1, 2 and 3) or via I<sup>2</sup>C registers (02h for B, 03h for G, 04h for R and 0Eh for W).

Control of LED driver output PWM selection is managed with 2 bits for each LED output from register 70h. The [Table 3](#) describes the selection options. With these bits for example all LED outputs can be controlled from one program execution engine.



SVA-30197406

Figure 16. Controlling LED Outputs

The LED driver PWM control with 8-bit I<sup>2</sup>C register is defined in table Table 2.

Table 2. LED Driver PWM Control Bits Register 70h

Name	Bit(s)	Description
PWM	7:0	LED PWM value during I <sup>2</sup> C control operation mode
		0000 0000 = 0% PWM
		1111 1111 = 100% PWM

If the LED driver outputs are controlled with engines, the engine adjusts the PWM according to the program code. However, when the engine *mode* bits are set to '11', the engine is set to *direct* mode. In *direct* mode the PWM controls of engines comes:

- Engine 1 PWM control comes from B PWM I<sup>2</sup>C register (02h)
- Engine 2 PWM control comes from G PWM I<sup>2</sup>C register (03h)
- Engine 3 PWM control comes from R PWM I<sup>2</sup>C register (04h)

When the engine *mode* bits are set to '11' along with the LED PWM Output selection bits, it is possible to control all LED outputs from one I<sup>2</sup>C register.

**Table 3. LED PWM Output Selection Bits**

B_ENG_SEL bits[1:0] G_ENG_SEL bits[3:2] R_ENG_SEL bits[5:4] W_ENG_SEL bits[7:6]	Description
00	Output is controlled via I <sup>2</sup> C registers
01	ENG1_MODE and ENG1_EXEC register control LED output PWM instead of I <sup>2</sup> C register
10	ENG2_MODE and ENG2_EXEC register control LED output PWM instead of I <sup>2</sup> C register
11	ENG3_MODE and ENG3_EXEC register control LED output PWM instead of I <sup>2</sup> C register

**Direct I<sup>2</sup>C Register PWM Control Example**

- Device Start-up
  - Supply 3.6V to VDD
  - Supply 1.8V to EN
  - Wait 1 ms
  - Write to address 00h 0100 0000b (chip\_en to '1')
  - Wait 500 μs (startup delay)
- Use internal clock
  - Write to address 08h 0000 0001b (enable internal clock)
- Direct PWM control
  - Write to address 70h 0000 0000b (Configure all LED outputs to be controlled from I<sup>2</sup>C registers)
- Write PWM values
  - Write to address 02h 1000 0000b (B driver PWM 50% duty cycle)
  - Write to address 03h 1100 0000b (G driver PWM 75% duty cycle)
  - Write to address 04h 1111 1111b (R driver PWM 100% duty cycle)

LEDs are turned on after the PWM values are written. Changes to the PWM value registers are reflected immediately to the LED brightness. Default LED current (17.5mA) is used for LED outputs, if no other values are written.

PWM frequency is either 256 Hz or 558 Hz. Frequency is set with PWM\_HF bit in register 08h. When PWM\_HF is 0, the frequency is 256Hz. When the PWM\_HF bit is 1, the PWM frequency is 558 Hz. Brightness adjustment is either linear or logarithmic. This can be set with LOG\_EN bit in register 00h. When LOG\_EN = 0 linear adjustment scale is used and when LOG\_EN = 1 logarithmic scale is used. By using logarithmic scale the visual effect seems linear to the eye. Register control bits are presented in following tables:

**Table 4. ENABLE Register (00h):**

Name	Bit(s)	Description
LOG_EN	7	Logarithmic PWM adjustment enable bit 0 = Linear adjustment 1 = Logarithmic adjustment

**Table 5. CONFIG Register (08h):**

Name	Bit(s)	Description
PWM_HF	6	PWM clock frequency 0 = 256 Hz 1 = 558 Hz




Figure 17. Logarithmic and Linear PWM Adjustment Curves

**Program Execution Engines**

Use of program execution engines is the other LED output PWM control method available in the LP5562. The device has 3 program execution engines. These engines create PWM controlled lighting patterns to the mapped LED outputs according to program codes developed by the user. Program coding is done using programming commands (see [Program Execution Engine Programming Commands](#).) Programs are loaded into SRAM memory and engine control bits are used to run these programs autonomously. LED outputs can be mapped into these 3 engines with register 70h bit settings (see [Table 3](#)). The engines have different operation modes, program execution states, and program counters. Each engine has its own section of the SRAM memory.

**Program Execution Engine States**

Engine program execution is controlled from ENABLE register (00h). There are four different states for each engine, and these states are described in [Table 6](#).

**Table 6. ENABLE register (00h)**

Name	Bit	Description
ENG1_EXEC	5:4	Engine 1 program execution <b>00b</b> = Hold: Wait until current command is finished then stop while EXEC mode is hold. PC can be read or written only in this mode. <b>01b</b> = Step: Execute instruction defined by current Engine 1 PC value, increment PC, and change ENG1_EXEC to 00b (Hold). <b>10b</b> = Run: Start at program counter value defined by current Engine 1 PC value. <b>11b</b> = Execute instruction defined by current Engine 1 PC value and change ENG1_EXEC to 00b (Hold).
ENG2_EXEC	3:2	Engine 2 program execution <b>00b</b> = Hold: Wait until current command is finished then stop while EXEC mode is hold. PC can be read or written only in this mode. <b>01b</b> = Step: Execute instruction defined by current Engine 2 PC value, increment PC, and change ENG2_EXEC to 00b (Hold). <b>10b</b> = Run: Start at program counter value defined by current Engine 2 PC value. <b>11b</b> = Execute instruction defined by current Engine 2 PC value and change ENG2_EXEC to 00b (Hold).

**Table 6. ENABLE register (00h) (continued)**

Name	Bit	Description
ENG3_EXEC	1:0	Engine 3 program execution <b>00b</b> = Hold: Wait until current command is finished then stop while EXEC mode is hold. PC can be read or written only in this mode. <b>01b</b> = Step: Execute instruction defined by current engine 3 PC value, increment PC, and change ENG3_EXEC to 00b (Hold). <b>10b</b> = Run: Start at program counter value defined by current engine 3 PC value. <b>11b</b> = Execute instruction defined by current engine 3 PC value and change ENG3_EXEC to 00b (Hold).

### Program Execution Engine Operation Modes

Operation modes are defined in register address 01h. Each engine (1, 2, 3) operation mode can be configured separately. *Mode* registers are synchronized to a 32 kHz clock. Delay between consecutive I<sup>2</sup>C writes to OP\_MODE register (01h) need to be longer than 153 μs (typ).

**Table 7. Operation Mode Register (OP\_MODE (01h)):**

Name	Bit	Description
ENG1_MODE	5:4	Engine 1 operation mode <b>00b</b> = Disabled, reset engine 1 PC <b>01b</b> = Load program to SRAM, reset engine 1 PC <b>10b</b> = Run program defined by ENG1_EXEC <b>11b</b> = Direct control from B PWM I <sup>2</sup> C register, reset engine 1 PC
ENG2_MODE	3:2	Engine 2 operation mode <b>00b</b> = Disabled, reset engine 2 PC <b>01b</b> = Load program to SRAM, reset engine 2 PC <b>10b</b> = Run program defined by ENG2_EXEC <b>11b</b> = Direct control from G PWM I <sup>2</sup> C register, reset engine 2 PC
ENG3_MODE	1:0	Engine 3 operation mode <b>00b</b> = Disabled, reset engine 3 PC <b>01b</b> = Load program to SRAM, reset engine 3 PC <b>10b</b> = Run program defined by ENG3_EXEC <b>11b</b> = Direct control from R PWM I <sup>2</sup> C register, reset engine 3 PC

### Operation Modes

- **Disabled**
  - Each channel can be configured to disabled mode. For the current engine mapped LED output brightness will be 0 during this mode. Disabled mode resets respective engine's PC.
- **Load program**
  - LP5562 can store 16 commands for each engine (1, 2, 3). Each command consists of 16 bits. Because one register has only 8 bits, one command requires two I<sup>2</sup>C register addresses. In order to reduce program load time the LP5562 supports address auto increment. Register address is incremented after each 8 data bits. The whole program memory can be written in one I<sup>2</sup>C write sequence. Program memory is defined in the LP5562 register table, from address 10h to address 2Fh for engine 1, from address 30h to address 4Fh for engine 2, and from address 50h to address 6Fh for engine 3. In order to access program memory at least one channel operation mode needs to be *load program*.
  - SRAM memory writes are allowed only to the channel in *load program* mode. All engines are in hold while one or several engines are in *load program* mode, and PWM values are frozen for the engines which are not in *load program* mode. Program execution continues when all engines are out of *load program* mode. *Load program* mode resets respective engine's Program Counter (PC).
- **Run program**
  - *Run program* mode executes the commands defined in program memory for respective engine (1, 2, 3). Execution register bits in ENABLE register (00h) define how the program is executed. The program start position can be programmed to Program Counter register (see [Table 8](#)). By manually selecting the PC start value, user can write different lighting sequences to the SRAM memory, and select appropriate sequence with the PC register. If program counter runs to end (15), next command will be executed from program location 0. If internal clock is used in the *run program* mode, operation mode needs to be written disabled (00b) before disabling the chip (with CHIP\_EN bit or EN pin) to ensure that the sequence starts

from the correct program counter (PC) value when restarting the sequence. PC registers are synchronized to 32 kHz clock. Delay between consecutive I<sup>2</sup>C writes to Program Counter (PC) registers (09h, 0Ah, 0Bh) need to be longer than 153µs (typ.).

- Execution registers are synchronized to 32kHz clock. Delay between consecutive I<sup>2</sup>C writes to ENABLE register (00h) need to be longer than 488µs (typ.).
- Note that entering LOAD program or Direct Control Mode from RUN PROGRAM mode is not allowed. Engine execution mode should be set to Hold, and Operation Mode to disabled, when changing operation mode from RUN mode.

- **Direct control**

- In *Direct control* mode the engine PWM output is controlled by R, G and B PWM I<sup>2</sup>C registers.
- When engine 1 is in *Direct control* mode, the engine 1 PWM output is controlled by B PWM I<sup>2</sup>C register (02h).
- When engine 2 is in *Direct control* mode, the engine 2 PWM output is controlled by G PWM I<sup>2</sup>C register (03h).
- When engine 3 is in *Direct control* mode, the engine 3 PWM output is controlled by R PWM I<sup>2</sup>C register (04h).

### **Program Execution Engine Program Counter (PC)**

Program execution engine Program Counter tells the current program code command, which engine is executing. By setting the program counter value before starting the engine execution, user can set the starting point of the program execution.

**Table 8. Engine1 PC Register (09h), Engine2 PC Register (0Ah), Engine3 PC Register (0Bh)**

Name	Bit	Description
PC	3:0	Program counter value from 0 to 15d

### **Program Execution Engine Programming Commands**

The LP5562 has three independent programmable engines (1, 2, 3). Trigger connections between engines are common for all engines. All engines have own program memory sections for storing LED lighting patterns. Brightness control and patterns are done with 8-bit PWM control (256 steps) to get accurate and smooth color control. Program execution is timed with 32.7 kHz clock. This clock can be generated internally or an external 32kHz clock can be connected to the CLK\_32K pin. Using an external clock enables synchronization of LED timing to this clock rather than an internal clock. Selection of the clock is made with address 08H bits INT\_CLK\_EN and CLK\_DET\_EN. See [External Clock](#) for details. Supported commands are listed in the table below.

**Table 9. LED Controller Programming Commands<sup>(1)</sup>**

Command	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
<b>RampWait</b>	0	Pre-scale	Step time						Sign	Increment (number of steps)							
<b>Set PWM</b>	0	1	0						PWM Value								
<b>Go to Start</b>	0	0	0						0	0	0	0	0	0	0	0	0
<b>Branch</b>	1	0	1	Loop count						x	Step / command number						
<b>End</b>	1	1	0	Int	Reset	X											
<b>Trigger</b>	1	1	1	X	X	X	Wait for trigger on engines 1, 2, 3			X	X	X	Send trigger to engines 1, 2, 3			X	

(1) X means do not care whether 1 or 0.

**Ramp/Wait**

The ramp command generates a PWM ramp starting from current value. At each ramp step the output is incremented by one. Time for one step is defined with Prescale and Step time bits. Minimum time for one step is 0.49 ms and maximum time is  $63 \times 15.6 \text{ ms} = 1 \text{ second/step}$ , so it is possible to program very fast and also very slow ramps. Increment value defines how many steps are taken in one command. Number of actual steps is  $\text{Increment} + 1$ . Maximum value is 127d, which corresponds to half of full scale (128 steps). If during ramp command PWM reaches minimum/maximum (0/255) ramp command will be executed to the end and PWM will stay at minimum/maximum. This enables the ramp command to be used as combined ramp and wait command in a single instruction.

The ramp command can be used as wait instruction when increment is zero.

Setting register 00h bit LOG\_EN sets the scale as either linear to logarithmic. When LOG\_EN = 0, linear scale is used, and when LOG\_EN = 1, logarithmic scale is used. By using logarithmic scale the visual effect of the ramp command seems linear to the eye.

**Table 10. Ramp/Wait Command**

Ramp/Wait command															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	Pre-scale	Step time						Sign	Increment						

**Table 11. Ramp/Wait Command Bits**

Name	Value(d)	Description
Prescale	0	Divides master clock (32.768 Hz) by 16 = 2048 Hz, 0.49 ms cycle time
	1	Divides master clock (32.768 Hz) by 512 = 64 Hz, 15.6 ms cycle time
Step time	1-63	One ramp increment done in (step time) x (clock after prescale) Note: 0 means set PMW command.
Sign	0	Increase PWM output
	1	Decrease PWM output
Increment	0-127	The number of steps is $\text{Increment} + 1$ . Note: 0 is a wait instruction.


**Application Example:**

For example if following parameters are used for ramp:

- Prescale = 1 => cycle time = 15.6 ms
- Step time = 2 => time = 15.6 ms x 2 = 31.2 ms
- Sign = 0 => rising ramp Increment = 4 => 5 cycles

Ramp command will be: 0100 0010 0000 0100b = 4204h

If current PWM value is 3, and the first command is as described above, the next command is a ramp with otherwise same the parameters, but with Sign = 1 (Command = 4284h), the result will be like in the following figure:



SVA-30197407

**Figure 18. Example of 2 sequential ramp commands**

**Set PWM**

Set PWM output value from 0 to 255. Command takes sixteen 32 kHz clock cycles (= 488  $\mu$ s). Setting register 00h bit LOG\_EN sets the scale from linear to logarithmic.

**Table 12. Set PWM command bits**

Set PWM command															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	1	0	0	0	0	0	0	PWM value							

**Go-to-Start**

Go-to-start command resets the Program Counter register and continues executing program from the 00h location. Command takes sixteen 32 kHz clock cycles. Note that default value for all program memory registers is 0000h, which is Go-to-Start command.

**Table 13. Go-to-Start Command Bits**

Go-to-Start command															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

**Branch**

When branch command is executed, the 'step number' value is loaded to PC, and program execution continues from this location. Looping is done by the number defined in loop count parameter. Nested looping is supported (loop inside loop). The number of nested loops is not limited. Command takes sixteen 32 kHz clock cycles.

**Table 14. Branch Command <sup>(1)</sup>**

Branch command																
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
1	0	1	Loop count						X	X	X	Step number				

(1) X means do not care whether 1 or 0

**Table 15. Branch Command Bits**

Name	Value(d)	Description
loop count	0-63	The number of loops to be done. 0 means infinite loop.
step number	0-15	The step number to be loaded to program counter.

**End**

End program execution resets the program counter and sets the corresponding EXEC register to 00b (hold). Command takes sixteen 32 kHz clock cycles.

**Table 16. End Command <sup>(1)</sup>**

End command															
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	0	int	reset	X	X	X	X	X	X	X	X	X	X	X

(1) X means do not care whether 1 or 0.

**Table 17. End Command Bits**

Name	Value	Description
int	0	No interrupt will be sent.
	1	Send interrupt by setting corresponding status register bit high to notify that program has ended. Interrupt can only be cleared by reading interrupt status register 0Ch.

**Table 17. End Command Bits (continued)**

Name	Value	Description
reset	0	Keep the current PWM value.
	1	Set PWM value to 0.

**Trigger**

Wait or send triggers can be used to synchronize operation between different engines. The send-trigger command takes sixteen 32 kHz clock cycles; the wait-for-trigger command takes at least sixteen 32 kHz clock cycles. The receiving engine stores sent triggers. Received triggers are cleared by wait for trigger command if received triggers match to engines defined in the command. Engine waits until all defined triggers have been received.

**Table 18. Trigger Command<sup>(1)</sup>**

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
1	1	1	X	X	X	wait trigger <2:0>			X	X	X	send trigger <2:0>			X
						ENG3	ENG2	ENG1				ENG3	ENG2	ENG1	

(1) X means do not care whether 1 or 0.


**Table 19. Trigger Command Bits**

Name	Value(d)	Description
wait trigger<2:0>	0-7	Wait for trigger for the engine(s) defined. Several triggers can be defined in the same command. Bit 0 is engine 1, bit 1 is engine2, bit 2 is engine 3.
send trigger<2:0>	0-7	Send trigger for the engine(s) defined. Several triggers can be defined in the same command. Bit 0 is engine 1, bit 1 is engine2, bit 2 is engine 3.

**Program Load and Execution Example**

- Start up device and configure device to SRAM write mode
  - Supply 3.6V to VDD
  - Supply 1.8V to EN
  - Wait 1 ms
  - Generate 32 kHz clock to CLK\_32K pin
  - Write to address 00h 0100 0000b (enable device)
  - Wait 500 μs (startup delay)
  - Write to address 01h 0001 0000b (configure engine 1 into 'Load program to SRAM' mode)
- Program load to SRAM
  - Write to address 10h 0000 0011b (1st ramp command 8MSB)
  - Write to address 11h 0111 1111b (1st ramp command 8 LSB)
  - Write to address 12h 0100 1101b (1st wait command 8 MSB)
  - Write to address 13h 0000 0000b (1st wait command 8 LSB)
  - Write to address 14h 0000 0011b (2nd ramp command 8 MSB)
  - Write to address 15h 1111 1111b (2nd ramp command 8 LSB)
  - Write to address 16h 0110 0000b (2nd wait command 8 MSB)
  - Write to address 17h 0000 0000b (2nd wait command 8 LSB)
- Enable Power Save and use external 32 kHz clock
  - Write to address 08h 0010 0000b (enable powersave, use external clock)
- Run program
  - Write to address 01h 0010 0000b (Configure LED controller operation mode to "Run program" in engine 1)
  - Write to address 00h 0110 0000b (Configure program execution mode from "Hold" to "Run" in engine 1)

The LP5562 will generate a 1100 ms long LED pattern which will be repeated infinitely. The LED pattern is illustrated in the figure below.



SVA-30197408

**Figure 19. LED Lighting Pattern and Code for Program Load and Execution Example**

### SRAM Memory

In the LP5562 there is a SRAM memory reserved for storing the LED lighting programs. Each engine has its own section of the memory so that engine 1 has registers 10h to 2Fh, engine 2 has registers 30h to 4Fh, and engine 3 has registers 50h to 6Fh. For each engine 16 engine commands (16-bit) can be stored. Each 16-bit command takes up two I<sup>2</sup>C registers.

**Table 20. SRAM Memory Registers**

Address	Register	Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
10h	Prog mem ENG1	COMMAND1_ENG1[15:8]							
11h	Prog mem ENG1	COMMAND1_ENG1[7:0]							
...									
2Eh	Prog mem ENG1	COMMAND16_ENG1[15:8]							
2Fh	Prog mem ENG1	COMMAND16_ENG1[7:0]							
30h	Prog mem ENG2	COMMAND1_ENG2[15:8]							
31h	Prog mem ENG2	COMMAND1_ENG2[7:0]							
...									
4Eh	Prog mem ENG2	COMMAND16_ENG2[15:8]							
4Fh	Prog mem ENG2	COMMAND16_ENG2[7:0]							
50h	Prog mem ENG3	COMMAND1_ENG3[15:8]							
51h	Prog mem ENG3	COMMAND1_ENG3[7:0]							
...									
6Eh	Prog mem ENG3	COMMAND16_ENG3[15:8]							
6Fh	Prog mem ENG3	COMMAND16_ENG3[7:0]							

When downloading a program to the SRAM engine modes need to be set to Load mode (see [Table 6](#)). While loading sequential I<sup>2</sup>C writing can be used (repeated start see [Figure 25](#)). However, please note that sequential read of the SRAM is not possible.

## Power Save Mode

Automatic power save mode is enabled when the PS\_EN bit in register address 08h is 1. Almost all analog blocks are powered down in power save, if an external clock is used. However, if an internal clock has been selected, only the LED drivers are disabled during power save since the digital part of the LED controller need to remain active. During program execution the LP5562 can enter power-save mode if there is no PWM activity in engine controlled outputs. To prevent short power-save sequences during program execution, the LP5562 has a command look-ahead filter. In each instruction cycle every engine commands are analyzed, and if there is sufficient time left with no PWM activity, the device will enter power save. In power save program execution continues uninterrupted. When a command that requires PWM activity is executed, fast internal startup sequence will be started automatically. The following tables describe commands and conditions that can activate power save. All engines need to meet power-save conditions in order to enable power save.

**Table 21. Engine Operation Mode and Power Save**

Engine operation mode	Power save condition
00b	Disabled mode enables power save
01b	Load program to SRAM mode prevents power save.
10b	Run program mode enables power save if there is no PWM activity and command look-ahead filter condition is met.
11b	Direct control mode enables power save if there is no PWM activity.

**Table 22. Engine Commands and Power Save**

Command	Power save condition
Wait	No PWM activity and current command wait time longer than 50 ms. If prescale = 1 then wait time needs to be longer than 80 ms.
Ramp	Ramp Command PWM value reaches minimum 0 and current command execution time left more than 50 ms. If prescale = 1 then time left needs to be more than 80 ms.
Trigger	No PWM activity during wait for trigger command execution.
End	No PWM activity or Reset bit = 1.
Set PWM	Enables power save if PWM set to 0 and next command generates at least 50 ms wait.
Other commands	No effect to power save.

## External Clock

The presence of an external clock can be detected by the LP5562. Program execution is clocked with an internal 32 kHz clock or with an external clock. Clocking is controlled with register address 08h bits, INT\_CLK\_EN, and CLK\_DET\_EN as seen in [Table 23](#).

An external clock can be used if clock is present at the CLK\_32K pin. The external clock frequency must be 32 kHz for the program execution PWM timing to be as specified. If higher or lower frequency is used, it will affect the program engine execution speed. If a clock frequency other than 32kHz is used, the program execution timings must be scaled accordingly.

LP5562 has automatic external clock detection. The external clock detector block only detects too low clock frequency (<4 kHz), but it is recommended not to use external clock below 20kHz. If external clock frequency is higher than specified, the external clock detector notifies that external clock is present. External clock status can be checked with read only bit EXT\_CLK\_USED in register address 0Ch, when the external clock detection is enabled (CLK\_DET\_EN bit = high). If EXT\_CLK\_USED = 1, then the external clock is detected and it is used for timing, if automatic clock selection is enabled.

If an external clock is stuck-at-zero or stuck-at-one, or the clock frequency is too low, the clock detector indicates that external clock is not present.

If an external clock is not used on the application, CLK\_32K pin should be connected to GND to prevent floating of this pin and extra current consumption.

**Table 23. CONFIG Register (08h)**

Name	Bit	Description
CLK_DET_EN, INT_CLK_EN	1:0	LED Controller clock source 00b = External clock source (CLK_32K) 01b = Internal clock 10b = Automatic selection 11b = Internal clock

**Thermal Shutdown**

If the LP5562 reaches thermal shutdown temperature (150°C typically) the device operation is disabled and the device state is in STARTUP mode, until no thermal shutdown event is present. Device will enter Normal mode when temperature drops below 130°C (typically) degrees.


Fault is cleared when thermal shutdown disappears.

**Logic Interface Operational Description**

The LP5562 features a flexible logic interface for connecting to processor and peripheral devices. Communication is done with the I<sup>2</sup>C-compatible interface, and different logic input/output pins makes it possible to synchronize operation of several devices.

**IO Levels**

I<sup>2</sup>C interface, CLK\_32K, ADDR\_SEL0, and ADDR\_SEL1 pins input levels are defined by voltage in EN pin. Using the EN pin as a voltage reference for logic inputs simplifies PCB routing and eliminates the need for a dedicated VIO pin. The following block diagram describes EN pin connections.



**Figure 20. Using EN Pin as Digital IO Voltage Reference**

## ADDR\_SEL0, ADDR\_SEL1 Pins

The ADDR\_SEL0 and ADDR\_SEL1 pins define the device I<sup>2</sup>C address. Pins are referenced to EN pin signal level. See I<sup>2</sup>C Addresses for I<sup>2</sup>C address definitions.

## CLK\_32 Pin

The CLK\_32K pin is used for connecting an external 32 kHz clock to LP5562. An external clock can be used to synchronize the sequence engines of several LP5562. Using an external clock can also improve automatic power save mode efficiency, because an internal clock can be switched off automatically when device has entered power-save mode, and an external clock is present. Device can be used without the external clock. If external clock is not used on the application, the CLK\_32K pin should be connected to GND to prevent floating of this pin and extra current consumption.

## I<sup>2</sup>C-Compatible Serial Bus Interface


### Interface Bus Overview

The I<sup>2</sup>C compatible synchronous serial interface provides access to the programmable functions and registers on the device. This protocol uses a two-wire interface for bidirectional communications between the IC's connected to the bus. The two interface lines are the Serial Data Line (SDA), and the Serial Clock Line (SCL). These lines should be connected to a positive supply, via a pullup resistor and remain HIGH even when the bus is idle.

Every device on the bus is assigned a unique address and acts as either a Master or a Slave depending on whether it generates or receives the serial clock (SCL).

### Data Transactions


One data bit is transferred during each clock pulse. Data is sampled during the high state of the serial clock (SCL). Consequently, throughout the clock's high period, the data should remain stable. Any changes on the SDA line during the high state of the SCL and in the middle of a transaction, aborts the current transaction. New data should be sent during the low SCL state. This protocol permits a single data line to transfer both command/control information and data using the synchronous serial clock.



SVA-30197410

Figure 21. Data Validity


Each data transaction is composed of a Start Condition, a number of byte transfers (set by the software) and a Stop Condition to terminate the transaction. Every byte written to the SDA bus must be 8 bits long and is transferred with the most significant bit first. After each byte, an Acknowledge signal must follow. The following sections provide further details of this process.



SVA-30197411

**Figure 22. Acknowledge Signal**

The Master device on the bus always generates the Start and Stop Conditions (control codes). After a Start Condition is generated, the bus is considered busy and it retains this status until a certain time after a Stop Condition is generated. A high-to-low transition of the data line (SDA) while the clock (SCL) is high indicates a Start Condition. A low-to-high transition of the SDA line while the SCL is high indicates a Stop Condition.



SVA-30197412

**Figure 23. Start and Stop Conditions**

In addition to the first Start Condition, a repeated Start Condition can be generated in the middle of a transaction. This allows another device to be accessed, or a register read cycle.

### Acknowledge Cycle

The Acknowledge Cycle consists of two signals: the acknowledge clock pulse the master sends with each byte transferred, and the acknowledge signal sent by the receiving device.

The master generates the acknowledge clock pulse on the ninth clock pulse of the byte transfer. The transmitter releases the SDA line (permits it to go high) to allow the receiver to send the acknowledge signal. The receiver must pull down the SDA line during the acknowledge clock pulse and ensure that SDA remains low during the high period of the clock pulse, thus signaling the correct reception of the last data byte and its readiness to receive the next byte.

### Acknowledge After Every Byte Rule

The master generates an acknowledge clock pulse after each byte transfer. The receiver sends an acknowledge signal after every byte received.

There is one exception to the “acknowledge after every byte” rule. When the master is the receiver, it must indicate to the transmitter an end of data by not-acknowledging (“negative acknowledge”) the last byte clocked out of the slave. This “negative acknowledge” still includes the acknowledge clock pulse (generated by the master), but the SDA line is not pulled down.

**Addressing Transfer Formats**

Each device on the bus has a unique slave address. The LP5562 operates as a slave device with the 7-bit address. LP5562 I<sup>2</sup>C address is pin selectable from four different choices. If 8-bit address is used for programming, the 8th bit is 1 for read and 0 for write. In the following table is represented the 8-bit I<sup>2</sup>C addresses.

**Table 24. I<sup>2</sup>C Addresses**


ADDR_SEL [1:0]	I <sup>2</sup> C address write (8 bits)	I <sup>2</sup> C address read (8 bits)
00	0110 0000 = 60h	0110 0001 = 61h
01	0110 0010 = 62h	0110 0011 = 63h
10	0110 0100 = 64h	0110 0101 = 65h
11	0110 0110 = 66h	0110 0111 = 67h

Before any data is transmitted, the master transmits the address of the slave being addressed.

The slave device should send an acknowledge signal on the SDA line, once it recognizes its address.

The slave address is the first seven bits after a Start Condition. The direction of the data transfer (R/W) depends on the bit sent after the slave address — the eighth bit.

When the slave address is sent, each device in the system compares this slave address with its own. If there is a match, the device considers itself addressed and sends an acknowledge signal. Depending upon the state of the R/W bit (1:read, 0:write), the device acts as a transmitter or a receiver.



SVA-30197413

**Figure 24. I<sup>2</sup>C chip address**

**Control Register Write Cycle**

- Master device generates start condition.
- Master device sends slave address (7 bits) and the data direction bit (r/w = 0).
- Slave device sends acknowledge signal if the slave address is correct.
- Master sends control register address (8 bits).
- Slave sends acknowledge signal.
- Master sends data byte to be written to the addressed register.
- Slave sends acknowledge signal.
- If master will send further data bytes the control register address will be incremented by one after acknowledge signal.
- Write cycle ends when the master creates stop condition.

**Control Register Read Cycle**

- Master device generates a start condition.
- Master device sends slave address (7 bits) and the data direction bit (r/w = 0).
- Slave device sends acknowledge signal if the slave address is correct.
- Master sends control register address (8 bits).
- Slave sends acknowledge signal.
- Master device generates repeated start condition.
- Master sends the slave address (7 bits) and the data direction bit (r/w = 1).
- Slave sends acknowledge signal if the slave address is correct.
- Slave sends data byte from addressed register.


- If the master device sends acknowledge signal, the control register address will be incremented by one. Slave device sends data byte from addressed register.
- Read cycle ends when the master does not generate acknowledge signal after data byte and generates stop condition.

**Table 25. I<sup>2</sup>C Data Read/Write Flow<sup>(1)</sup>**

	Address Mode
Data Read	<Start Condition> <Slave Address><r/w = 0>[Ack] <Register Addr.>[Ack] <Repeated Start Condition> <Slave Address><r/w = 1>[Ack] [Register Data]<Ack or NAck> ... additional reads from subsequent register address possible <Stop Condition>
Data Write	<Start Condition> <Slave Address><r/w='0'>[Ack] <Register Addr.>[Ack] <Register Data>[Ack] ... additional writes to subsequent register address possible <Stop Condition>

(1) <>Data from master [] Data from slave


**Register Read/Write Format**



SVA-30197414

**Figure 25. Register Write Format**

When a *read* function is to be accomplished, a *write* function must precede the *read* function, as show in the Read Cycle waveform



SVA-30197415

**Figure 26. Register Read Format**

w = write (SDA = 0)

r = read (SDA = 1)

ack = acknowledge (SDA pulled down by either master or slave)

rs = repeated start

id = 7-bit chip address

## REGISTER TABLE

**Table 26. LP5562 Control Register Names and Default Values**

ADDR (HEX)	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
00	ENABLE	LOG_EN	CHIP_EN	ENG1_EXEC[1:0]		ENG2_EXEC[1:0]		ENG3_EXEC[1:0]		0000 0000
01	OP MODE			ENG1_MODE[1:0]		ENG2_MODE[1:0]		ENG3_MODE[1:0]		0000 0000
02	B PWM	B_PWM[7:0]								0000 0000
03	G PWM	G_PWM[7:0]								0000 0000
04	R PWM	R_PWM[7:0]								0000 0000
05	B CURRENT	B_CURRENT[7:0]								1010 1111
06	G CURRENT	G_CURRENT[7:0]								1010 1111
07	R CURRENT	R_CURRENT[7:0]								1010 1111
08	CONFIG		PWM_HF	PS_EN				CLK_DET_EN	INT_CLK_EN	0000 0000
09	ENG1 PC					ENG1_PC[3:0]				0000 0000
0A	ENG2 PC					ENG2_PC[3:0]				0000 0000
0B	ENG3 PC					ENG3_PC[3:0]				0000 0000
0C	STATUS					EXT_CLK_USED	ENG1_INT	ENG2_INT	ENG3_INT	0000 0000
0D	RESET	RESET[7:0]								0000 0000
0E	W PWM	W_PWM[7:0]								00000000
0F	W CURRENT	W_CURRENT[7:0]								10101111
70	LED MAP	W_ENG_SEL		R_ENG_SEL		G_ENG_SEL		B_ENG_SEL		00111001
10	PROG MEM ENG1	CMD_1_ENG1[15:8]								0000 0000
11	PROG MEM ENG1	CMD_1_ENG1[7:0]								0000 0000
...										
2E	PROG MEM ENG1	CMD_16_ENG1[15:8]								0000 0000
2F	PROG MEM ENG1	CMD_16_ENG1[7:0]								0000 0000
30	PROG MEM ENG2	CMD_1_ENG2[15:8]								0000 0000
31	PROG MEM ENG2	CMD_1_ENG2[7:0]								0000 0000
...										
4E	PROG MEM ENG2	CMD_16_ENG2[15:8]								0000 0000
4F	PROG MEM ENG2	CMD_16_ENG2[7:0]								0000 0000
50	PROG MEM ENG3	CMD_1_ENG3[15:8]								0000 0000

**Table 26. LP5562 Control Register Names and Default Values (continued)**

ADDR (HEX)	REGISTER	D7	D6	D5	D4	D3	D2	D1	D0	DEFAULT
51	PROG MEM ENG3	CMD_1_ENG3[7:0]								0000 0000
...										
6E	PROG MEM ENG3	CMD_16_ENG3[15:8]								0000 0000
6F	PROG MEM ENG3	CMD_16_ENG3[7:0]								0000 0000

## REGISTER DETAILS

### Enable Register (Enable)

Address 00h

Reset value 00h

**Table 27. Enable Register**

7	6	5	4	3	2	1	0
LOG_EN	CHIP_EN	ENG1_EXEC[1:0]		ENG2_EXEC[1:0]		ENG3_EXEC[1:0]	

**Table 28. Enable Register Detailed Description**

Name	Bit	Access	Active	Description
LOG_EN	7	R/W	High	Logarithmic PWM adjustment generation enable
CHIP_EN	6	R/W	High	Master chip enable. Enables device internal startup sequence. See <a href="#">MODES OF OPERATION</a> for further information. Setting EN pin low resets the CHIP_EN state to 0. Allow 500 $\mu$ s delay after setting chip_en bit to '1'
ENG1_EXEC	5:4	R/W		Engine 1 program execution. <b>00b</b> = Hold: Wait until current command is finished then stop while EXEC mode is hold. PC can be read or written only in this mode. <b>01b</b> = Step: Execute instruction defined by current engine 1 PC value, increment PC and change ENG1_EXEC to 00b (Hold) <b>10b</b> = Run: Start at program counter value defined by current engine 1 PC value <b>11b</b> = Execute instruction defined by current engine 1 PC value and change ENG1_EXEC to 00b (Hold)
ENG2_EXEC	3:2	R/W		Engine 2 program execution <b>00b</b> = Hold: Wait until current command is finished then stop while EXEC mode is hold. PC can be read or written only in this mode. <b>01b</b> = Step: Execute instruction defined by current engine 2 PC value, increment PC and change ENG2_EXEC to 00b (Hold) <b>10b</b> = Run: Start at program counter value defined by current engine 2 PC value <b>11b</b> = Execute instruction defined by current engine 2 PC value and change ENG2_EXEC to 00b (Hold)
ENG3_EXEC	1:0	R/W		Engine 3 program execution <b>00b</b> = Hold: Wait until current command is finished then stop while EXEC mode is hold. PC can be read or written only in this mode. <b>01b</b> = Step: Execute instruction defined by current engine 3 PC value, increment PC and change ENG3_EXEC to 00b (Hold) <b>10b</b> = Run: Start at program counter value defined by current engine 3 PC value <b>11b</b> = Execute instruction defined by current engine 3 PC value and change ENG3_EXEC to 00b (Hold)

EXEC registers are synchronized to the 32 kHz clock. Delay between consecutive I<sup>2</sup>C writes to ENABLE register (00h) need to be longer than 488  $\mu$ s (typ).

### Operation Mode Register (OP MODE)

Address 01h

Reset Value 00h

**Table 29. OP Mode Register**

7	6	5	4	3	2	1	0
		ENG1_MODE[1:0]		ENG1_MODE[1:0]		ENG1_MODE[1:0]	

**Table 30. OP Mode Register Detailed Description**

Name	Bit	Access	Active	Description
ENG1_MODE	5:4	R/W		Engine 1 operation mode 00b = Disabled 01b = Load program to SRAM, reset engine 1 PC 10b = Run program defined by ENG1_EXEC 11b = Direct control
ENG2_MODE	3:2	R/W		Engine 2 operation mode 00b = Disabled 01b = Load program to SRAM, reset engine 2 PC 10b = Run program defined by ENG2_EXEC 11b = Direct control
ENG3_MODE	1:0	R/W		Engine 3 operation mode 00b = Disabled 01b = Load program to SRAM, reset engine 3 PC 10b = Run program defined by ENG3_EXEC 11b = Direct control

MODE registers are synchronized to 32 kHz clock. Delay between consecutive I<sup>2</sup>C writes to OP\_MODE register (01h) need to be longer than 153  $\mu$ s (typ).

### B LED Output PWM Control Register (B\_PWM)

Address 02h

Reset value 00h

**Table 31. B PWM Register**

7	6	5	4	3	2	1	0
B_PWM[7:0]							

**Table 32. B PWM Register Detailed Description**

Name	Bit	Access	Active	Description
B_PWM	7:0	R/W		B LED output PWM value during direct control operation mode

### G LED Output PWM Control Register (G\_PWM)

Address 03h

Reset value 00h

**Table 33. G PWM Register**

7	6	5	4	3	2	1	0
G_PWM[7:0]							

**Table 34. G PWM Register Detailed Description**

Name	Bit	Access	Active	Description
G_PWM	7:0	R/W		G LED output PWM value during direct control operation mode

### R LED Output PWM Control Register (R\_PWM)

Address 04h

Reset value 00h

**Table 35. R PWM Register**

7	6	5	4	3	2	1	0
R_PWM[7:0]							

**Table 36. R PWM Register Detailed Description**

Name	Bit	Access	Active	Description
R_PWM	7:0	R/W		R LED output PWM value during direct control operation mode

**B LED Output Current Control Register (B\_CURRENT)**

Address 05h

Reset Value AFh

**Table 37. B CURRENT Register**

7	6	5	4	3	2	1	0
B_CURRENT[7:0]							

**Table 38. B CURRENT Register Detailed Description**

Name	Bit	Access	Active	Description
B_CURRENT	7:0	R/W		Current setting 0000 0000b = 0.0 mA 0000 0001b = 0.1 mA 0000 0010b = 0.2 mA 0000 0011b = 0.3 mA 0000 0100b = 0.4 mA 0000 0101b = 0.5 mA 0000 0110b = 0.6 mA ... <b>1010 1111b = 17.5 mA (default)</b> ... 1111 1011b = 25.1 mA 1111 1100b = 25.2 mA 1111 1101b = 25.3 mA 1111 1110b = 25.4 mA 1111 1111b = 25.5 mA

**G LED Output Current Control Register (G\_CURRENT)**

Address 06h

Reset Value AFh

**Table 39. G CURRENT Register**

7	6	5	4	3	2	1	0
G_CURRENT[7:0]							

**Table 40. G CURRENT Register Detailed Description**

Name	Bit	Access	Active	Description
G_CURRENT	7:0	R/W		Current setting 0000 0000b = 0.0 mA 0000 0001b = 0.1 mA 0000 0010b = 0.2 mA 0000 0011b = 0.3 mA 0000 0100b = 0.4 mA 0000 0101b = 0.5 mA 0000 0110b = 0.6 mA ... <b>1010 1111b = 17.5 mA (default)</b> ... 1111 1011b = 25.1 mA 1111 1100b = 25.2 mA 1111 1101b = 25.3 mA 1111 1110b = 25.4 mA 1111 1111b = 25.5 mA

**R LED Output Current Control Register (R\_CURRENT)**

Address 07h

Reset Value AFh

**Table 41. R CURRENT Register**

7	6	5	4	3	2	1	0
R_CURRENT[7:0]							

**Table 42. R CURRENT Register Detailed Description**

Name	Bit	Access	Active	Description
R_CURRENT	7:0	R/W		Current setting 0000 0000b = 0.0 mA 0000 0001b = 0.1 mA 0000 0010b = 0.2 mA 0000 0011b = 0.3 mA 0000 0100b = 0.4 mA 0000 0101b = 0.5 mA 0000 0110b = 0.6 mA ... <b>1010 1111b = 17.5 mA (default)</b> ... 1111 1011b = 25.1 mA 1111 1100b = 25.2 mA 1111 1101b = 25.3 mA 1111 1110b = 25.4 mA 1111 1111b = 25.5 mA

## Configuration Control Register (CONFIG)

Address 08h

Reset value 00h

**Table 43. CONFIG Register**

7	6	5	4	3	2	1	0
	PWM_HF	PS_EN				CLK_DET_EN	INT_CLK_EN

**Table 44. CONFIG Register Detailed Description**

Name	Bit	Access	Active	Description
PWM_HF	6	R/W	High	PWM clock 0 = 256 Hz PWM clock used 1 = 558 Hz PWM clock used
PWRSAVE_EN	5	R/W	High	Power save mode enable
CLK_DET_EN, INT_CLK_EN	1:0	R/W		LED Controller clock source 00b = External clock source (CLK_32K) 01b = Internal clock 10b = Automatic selection 11b = Internal clock

## Engine 1 Program Counter Value Register (Engine 1 PC)

Address 09h

Reset value 00h

**Table 45. Engine 1 PC Register**

7	6	5	4	3	2	1	0
				ENG1_PC[3:0]			

**Table 46. Engine 1 PC Register Detailed Description**

Name	Bit	Access	Active	Description
ENG1_PC	3:0	R/W		Engine 1 program counter value

PC registers are synchronized to 32 kHz clock. Delay between consecutive I<sup>2</sup>C writes to PC registers needs to be longer than 153  $\mu$ s (typ.). PC register can be read or written only when EXEC mode is *hold*.

## Engine 2 Program Counter Value Register (Engine 2 PC)

Address 0Ah

Reset value 00h

**Table 47. Engine 2 PC Register**

7	6	5	4	3	2	1	0
				ENG2_PC[3:0]			

**Table 48. Engine 2 PC Register Detailed Description**

Name	Bit	Access	Active	Description
ENG2_PC	3:0	R/W		Engine 2 program counter value

PC registers are synchronized to 32 kHz clock. Delay between consecutive I<sup>2</sup>C writes to PC registers needs to be longer than 153  $\mu$ s (typ.). PC register can be read or written only when EXEC mode is *hold*.

### Engine 3 Program Counter Value Register (Engine 3 PC)

Address 0Ah

Reset value 00h

**Table 49. Engine 3 PC Register**

7	6	5	4	3	2	1	0
ENG3_PC[3:0]							

**Table 50. Engine 3 PC Register Detailed Description**

Name	Bit	Access	Active	Description
ENG3_PC	3:0	R/W		Engine 3 program counter value

PC registers are synchronized to 32 kHz clock. Delay between consecutive I<sup>2</sup>C writes to PC registers needs to be longer than 153  $\mu$ s (typ.). PC register can be read or written only when EXEC mode is *hold*.

### STATUS/INTERRUPT Register

Address 0Ch

Reset value 00h

**Table 51. STATUS/INTERRUPT Register**

7	6	5	4	3	2	1	0
				EXT_CLK USED	ENG1_INT	ENG2_INT	ENG3_INT

**Table 52. STATUS/INTERRUPT Register Detailed Description**

Name	Bit	Access	Active	Description
EXT_CLK USED	3	R		External clock state 0 = Internal clock used 1 = External 32kHz clock used
ENG1_INT	2	R	High	Interrupt from engine 1
ENG2_INT	1	R	High	Interrupt from engine 2
ENG3_INT	0	R	High	Interrupt from engine 3

**Note:** Register INT bits will be cleared when read operation to Status/Interrupt register occurs.

### RESET Register

Address 0Dh

Reset value 00h

**Table 53. RESET Register**

7	6	5	4	3	2	1	0
RESET[7:0]							

**Table 54. RESET Register Detailed Description**

Name	Bit	Access	Active	Description
RESET	7:0	W		Reset all register values when FFh is written.

### WLED Output PWM Control Register (W\_PWM)

Address 0Eh

Reset value 00h

**Table 55. W PWM Register**

7	6	5	4	3	2	1	0
W_PWM[7:0]							

**Table 56. W PWM Register Detailed Description**

Name	Bit(s)	Access	Active	Description
W_PWM	7:0	R/W		W LED Output PWM value during direct control operation mode

### W LED Output Current Control Register (W\_CURRENT)

Address 0Fh

Reset Value AFh

**Table 57. W CURRENT Register**

7	6	5	4	3	2	1	0
W_CURRENT[7:0]							

**Table 58. W CURRENT Register Detailed Description**

Name	Bit(s)	Access	Active	Description
W_CURRENT	7:0	R/W		Current setting 0000 0000b = 0.0 mA 0000 0001b = 0.1 mA 0000 0010b = 0.2 mA 0000 0011b = 0.3 mA 0000 0100b = 0.4 mA 0000 0101b = 0.5 mA 0000 0110b = 0.6 mA ... <b>1010 1111b = 17.5 mA (default)</b> ... 1111 1011b = 25.1 mA 1111 1100b = 25.2 mA 1111 1101b = 25.3 mA 1111 1110b = 25.4 mA 1111 1111b = 25.5 mA

### LED Mapping Register (LED Map)

Address 70h

Reset value 39h

**Table 59. LED MAP Register**

7	6	5	4	3	2	1	0
W_ENG_SEL[1:0]		R_ENG_SEL[1:0]		G_ENG_SEL[1:0]		B_ENG_SEL[1:0]	

**Table 60. LED MAP Register Detailed Description**

Name	Bit(s)	Access	Active	Description
W_ENG_SEL	7:6	R/W		Selection from where W LED output PWM is controlled, 00 = I <sup>2</sup> C register 0Eh, 01 = Engine 1, 10 = Engine 2, 11 = Engine 3
R_ENG_SEL	5:4	R/W		Selection from where R LED output PWM is controlled 00 = I <sup>2</sup> C register 04h, 01 = Engine 1, 10 = Engine 2, 11 = Engine 3
G_ENG_SEL	3:2	R/W		Selection from where G LED output PWM is controlled 00 = I <sup>2</sup> C register 03h, 01 = Engine 1, 10 = Engine 2, 11 = Engine 3
B_ENG_SEL	1:0	R/W		Selection from where B LED output PWM is controlled 00 = I <sup>2</sup> C register 02h, 01 = Engine 1, 10 = Engine 2, 11 = Engine 3

## PROGRAM MEMORY

Address 10h – 6Fh

Reset values 00h

See chapter [SRAM Memory](#) for further information.

**Table 61. Program Execution Engine Commands**

Command	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
RampWait	0	Pre-scale	Step time						Sign	Increment							
Set PWM	0	1	0						PWM Value								
Go toStart	0	0	0						0	0	0	0	0	0	0	0	0
Branch	1	0	1	Loop Count						X	Step number						
End	1	1	0	Int	Reset	X											
Trigger	1	1	1	Wait for trigger on channels 5-0						Send trigger on channels 5-0						X	

**LIST OF RECOMMENDED EXTERNAL COMPONENTS**
**Table 62. Recommended External Components**

Model	Type	Vendor	Voltage Rating	Size inch (mm)
<b>1 <math>\mu</math>F for C<sub>IN</sub></b>				
C1005X5R1A105K	Ceramic X5R	TDK	10V	0402 (1005)
GRM155R61A105KE15D	Ceramic X5R	Murata	10V	0402 (1005)
<b>LEDs</b>	User Defined			

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
LP5562TME/NOPB	PREVIEW	DSBGA	YFQ	12		Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	D5	
LP5562TMX/NOPB	PREVIEW	DSBGA	YFQ	12		Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	D5	

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Multiple Top-Side Markings will be inside parentheses. Only one Top-Side Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Top-Side Marking for that device.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

### Products

Audio	<a href="http://www.ti.com/audio">www.ti.com/audio</a>
Amplifiers	<a href="http://amplifier.ti.com">amplifier.ti.com</a>
Data Converters	<a href="http://dataconverter.ti.com">dataconverter.ti.com</a>
DLP® Products	<a href="http://www.dlp.com">www.dlp.com</a>
DSP	<a href="http://dsp.ti.com">dsp.ti.com</a>
Clocks and Timers	<a href="http://www.ti.com/clocks">www.ti.com/clocks</a>
Interface	<a href="http://interface.ti.com">interface.ti.com</a>
Logic	<a href="http://logic.ti.com">logic.ti.com</a>
Power Mgmt	<a href="http://power.ti.com">power.ti.com</a>
Microcontrollers	<a href="http://microcontroller.ti.com">microcontroller.ti.com</a>
RFID	<a href="http://www.ti-rfid.com">www.ti-rfid.com</a>
OMAP Applications Processors	<a href="http://www.ti.com/omap">www.ti.com/omap</a>
Wireless Connectivity	<a href="http://www.ti.com/wirelessconnectivity">www.ti.com/wirelessconnectivity</a>

### Applications

Automotive and Transportation	<a href="http://www.ti.com/automotive">www.ti.com/automotive</a>
Communications and Telecom	<a href="http://www.ti.com/communications">www.ti.com/communications</a>
Computers and Peripherals	<a href="http://www.ti.com/computers">www.ti.com/computers</a>
Consumer Electronics	<a href="http://www.ti.com/consumer-apps">www.ti.com/consumer-apps</a>
Energy and Lighting	<a href="http://www.ti.com/energy">www.ti.com/energy</a>
Industrial	<a href="http://www.ti.com/industrial">www.ti.com/industrial</a>
Medical	<a href="http://www.ti.com/medical">www.ti.com/medical</a>
Security	<a href="http://www.ti.com/security">www.ti.com/security</a>
Space, Avionics and Defense	<a href="http://www.ti.com/space-avionics-defense">www.ti.com/space-avionics-defense</a>
Video and Imaging	<a href="http://www.ti.com/video">www.ti.com/video</a>

### TI E2E Community

[e2e.ti.com](http://e2e.ti.com)